<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Learn About JTAG</title>
	<atom:link href="http://www.etoolsmiths.com/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.etoolsmiths.com</link>
	<description>JTAG and Boundary-Scan Tools</description>
	<lastBuildDate>Wed, 25 Jan 2012 19:38:36 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3.1</generator>
		<item>
		<title>Boundary Scan Test</title>
		<link>http://www.etoolsmiths.com/blog/boundary-scan-test/</link>
		<comments>http://www.etoolsmiths.com/blog/boundary-scan-test/#comments</comments>
		<pubDate>Tue, 01 Feb 2011 05:45:59 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=1057</guid>
		<description><![CDATA[What is Boundary Scan Test? Boundary Scan Testing  was created to test printed circuit boards for interconnect errors such as: shorts, opens and stuck-at faults that are typically caused by problems in the manufacturing process. Boundary Scan can also be used to test devices such as: RAM, FLASH and Logic  functionally. How Does  Boundary Scan [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/boundary-scan-test/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>ARM JTAG Pinout</title>
		<link>http://www.etoolsmiths.com/blog/arm-jtag-pinout/</link>
		<comments>http://www.etoolsmiths.com/blog/arm-jtag-pinout/#comments</comments>
		<pubDate>Thu, 27 Jan 2011 06:05:25 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[JTAG]]></category>
		<category><![CDATA[JTAG ICE]]></category>
		<category><![CDATA[JTAG Pinouts and Cables]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=1013</guid>
		<description><![CDATA[This page contains information on the commonly used connectors and pin outs for JTAG Boundary Scan testing and debug of hardware employing the ARM family of processors. If you do not see the pin out you are looking for, please request it in the comments section. ARM 20 Pin Connector Pin Out This is a header commonly [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/arm-jtag-pinout/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>JTAG Tools Video</title>
		<link>http://www.etoolsmiths.com/blog/jtag-boundary-scan-test-tools-introduction-video/</link>
		<comments>http://www.etoolsmiths.com/blog/jtag-boundary-scan-test-tools-introduction-video/#comments</comments>
		<pubDate>Wed, 20 Oct 2010 00:08:15 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[JTAG Boundary Scan Demo Videos]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=742</guid>
		<description><![CDATA[This video is an introduction to the 3 tools that comprise the XJTAG product line. The first tool is called XJAnalyser - XJAnalyser helps you to bring up prototype hardware and to trouble shoot bad boards in a manufacturing environment. The tool provides a graphical view of of any JTAG enabled device on you board [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/jtag-boundary-scan-test-tools-introduction-video/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>JTAG Test Video</title>
		<link>http://www.etoolsmiths.com/blog/test-development/</link>
		<comments>http://www.etoolsmiths.com/blog/test-development/#comments</comments>
		<pubDate>Mon, 20 Sep 2010 04:08:16 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[JTAG Boundary Scan Demo Videos]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=832</guid>
		<description><![CDATA[www.youtube.com/watch?v=_qu4S3lvFFE This video is an introduction to the JTAG test development environment called XJDeveloper. XJDeveloper is where you can create tests for all the ICs on your board and produce a file that you can run on the production floor. XJDeveloper is streamlined to help you configure your board by answering a few simple questions [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/test-development/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Board Debug Video</title>
		<link>http://www.etoolsmiths.com/blog/board-debug-video/</link>
		<comments>http://www.etoolsmiths.com/blog/board-debug-video/#comments</comments>
		<pubDate>Mon, 20 Sep 2010 02:57:53 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[JTAG Boundary Scan Demo Videos]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=806</guid>
		<description><![CDATA[www.youtube.com/watch?v=qn2xsx9vyrc This video is an introduction to our board debug and bring up tool called XJAnalyser. XJAnalyser helps you to bring up prototype hardware and to trouble shoot bad boards in a manufacturing environment. The tool provides a graphical view of of any JTAG enabled device on you board and allows you to interact with [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/board-debug-video/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Boundary Scan Basics</title>
		<link>http://www.etoolsmiths.com/blog/boundary-scan-basics/</link>
		<comments>http://www.etoolsmiths.com/blog/boundary-scan-basics/#comments</comments>
		<pubDate>Sat, 11 Sep 2010 22:00:23 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[JTAG]]></category>
		<category><![CDATA[JTAG ICE]]></category>
		<category><![CDATA[JTAG Pinouts and Cables]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=622</guid>
		<description><![CDATA[This article reflects the questions that I hear most often from people who are new to Boundary Scan. It should give you a good practical overview of the technology. WIN A FREE BOUNDARY SCAN BOOK (over $100.00 value!) &#8211; I plan to keep adding to this post over time so please submit any questions that [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/boundary-scan-basics/feed/</wfw:commentRss>
		<slash:comments>1</slash:comments>
		</item>
		<item>
		<title>JTAG IEEE Standards: IEEE 1149.1, IEEE 1149.6, IEEE 1149.7</title>
		<link>http://www.etoolsmiths.com/blog/jtag-ieee-standards-ieee-1149-1-ieee-1149-6-ieee-1149-7/</link>
		<comments>http://www.etoolsmiths.com/blog/jtag-ieee-standards-ieee-1149-1-ieee-1149-6-ieee-1149-7/#comments</comments>
		<pubDate>Mon, 30 Aug 2010 22:11:55 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[JTAG]]></category>
		<category><![CDATA[JTAG ICE]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=593</guid>
		<description><![CDATA[&#160; JTAG Standards Welcome to this introduction to three key JTAG Standards. These standards are the most active and commonly used and of most practical value for anyone who wants to employ JTAG Boundary SCAN tools today. At the end of this post we will provide links to additional detail on each of these specifications. [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/jtag-ieee-standards-ieee-1149-1-ieee-1149-6-ieee-1149-7/feed/</wfw:commentRss>
		<slash:comments>1</slash:comments>
		</item>
		<item>
		<title>What is Boundary Scan JTAG</title>
		<link>http://www.etoolsmiths.com/blog/boundary-scan-jtag/</link>
		<comments>http://www.etoolsmiths.com/blog/boundary-scan-jtag/#comments</comments>
		<pubDate>Thu, 12 Aug 2010 12:41:28 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[JTAG]]></category>
		<category><![CDATA[JTAG Boundary Scan Demo Videos]]></category>
		<category><![CDATA[Popular Posts]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=428</guid>
		<description><![CDATA[&#160; What do the terms: JTAG, Boundary Scan and IEEE 1149.1 mean? You have probably heard the terms: Boundary Scan JTAG IEEE 1149.1 But what do they mean and how did they come about? This post and video answers that question. Some History JTAG is an acronym for Joint Test Action Group. This group was [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/boundary-scan-jtag/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>JTAG Test</title>
		<link>http://www.etoolsmiths.com/blog/jtag-test/</link>
		<comments>http://www.etoolsmiths.com/blog/jtag-test/#comments</comments>
		<pubDate>Tue, 10 Aug 2010 06:33:56 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[JTAG]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=502</guid>
		<description><![CDATA[What is JTAG Testing Testing with JTAG allows you to test printed circuit boards for manufacturing defects, functional failures and even program and configure devices like FPGAs, CPLDs and FLASH. So Why Use Boundary Scan Testing? The key advantage of JTAG test over other test methods is that it requires a minimum number of test [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/jtag-test/feed/</wfw:commentRss>
		<slash:comments>2</slash:comments>
		</item>
		<item>
		<title>Prototype Circuit Board</title>
		<link>http://www.etoolsmiths.com/blog/prototype-circuit-board/</link>
		<comments>http://www.etoolsmiths.com/blog/prototype-circuit-board/#comments</comments>
		<pubDate>Sun, 25 Apr 2010 19:22:54 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[Boundary Scan]]></category>
		<category><![CDATA[Circuit Board Test]]></category>
		<category><![CDATA[JTAG]]></category>

		<guid isPermaLink="false">http://www.etoolsmiths.com/?p=462</guid>
		<description><![CDATA[Prototype Printed Circuit Boards are early versions of electronic circuits. The first revisions of these boards usually have errors and require debug and test. Electronic product manufactures (OEMs) typically send the files produced by their schematic capture package to a circuit board FAB or Prototype house for to be built. Often so-called quick turn PCB [...]]]></description>
		<wfw:commentRss>http://www.etoolsmiths.com/blog/prototype-circuit-board/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>

<!-- Served from: www.etoolsmiths.com @ 2012-02-05 03:57:26 by W3 Total Cache -->
