

## **XJDeveloper**

## Overview

XJDeveloper lets you quickly set up and run JTAG tests and programming routines. An automatically generated connection test combined with tests for non-JTAG devices, such as RAM, will check boards for short-circuit and open-circuit faults. Flash memory and EEPROMs can be programmed as well as JTAG devices such as CPLDs, FPGAs and even the internal flash in processors that have a JTAG debug interface.

Even before you have your hardware, XJDeveloper's test coverage report allows you to easily review how much of the board will be tested.

#### Rapid test development

XJDeveloper can help you speed up test development by making suggestions about how to categorise the devices and nets in the circuit. If you have BOM information, it will also suggest which model from the installed libraries should be used for each device.

The libraries contain models for simple passive devices such as resistors, complex ICs such as DDR3 memory and devices that can be described using a truth-table such as buffers and logic gates.

Using these models, a fully functioning test system can be created with no extra programming.

#### Connection test

XJDeveloper has a built-in connection test for all of the boundary scan enabled pins on your JTAG devices. It checks for a range of short-circuit and open-circuit faults, including shorts to power and ground, resistive shorts and inverted shorts. Pull-up and pull-down resistors are also verified.


As part of its functionality, the connection test also dynamically tests both data and control signals on logic devices such as buffers and logic gates.

When a fault is detected the connection test generates further targeted tests to investigate and pinpoint the location of the error.

#### or demo - XIDevelope File Edit View Tools Connections Selected Chain Select Next Pin Categorise Devices Constant Pins Passive Device Files Test Device Files Logic Files Circuit Code Files Attempt to Reach TDO Set as TDO | X Truncate | View - | Copy to Clipboard Pin Mapping lm3s300.bsd 0x2BA00477 10 MHz XJRunner Setup Configure... KRemove | View + | Eletit Bsdl File | Filter: All Board 💣 Uncategorised Device 🛕 Warnings 🛭 🕦 As

#### **Key Benefits**

- Reduce time spent debugging boards
- Improve your time to market and reduce project risk by early design verification
- Reduce your test development time by reusing tests from prototype/design in manufacturing and field support
- Ongoing time savings by test reuse across projects



Find a wide range of faults using XJDeveloper's connection test

#### Testing non-JTAG devices

XJDeveloper makes it easy to use devices in your JTAG chain to check the connections to non-JTAG devices. For example, by writing test values to a memory chip and reading them back, you can verify that the data and address lines are free from faults—without booting the processor. Advanced tests, such as sending and receiving Ethernet packets can even test parts of the board with no JTAG access.

#### Standard data import

XJDeveloper uses the netlists and Boundary Scan Description Language (BSDL) files to test the connections around the JTAG devices. Over 60 netlist formats are currently supported. One format, ODB++, also provides layout information that can be used to show the physical location of faults.

XJTAG-XDEV-DN-06 www.xjtag.com



# **XJDeveloper**

#### Powerful testing language

XJDeveloper's high-level programming language, XJEase, provides you with all of the functionality, flexibility and control you require to test the non-JTAG devices in your circuit.

The installed XJEase library contains tests for thousands of devices, but it is also easy to write new tests with XJEase even if you don't have any software experience.

Tests are written in terms of the device being tested so you just need to describe which pins on the non-JTAG device should be driven and which ones should be read. XJEase will work out which part of the JTAG chain needs to be controlled and monitored to implement your requirements.

This not only makes it quicker to develop the tests but also allows you to reuse them for any instance of that type of device in any circuit.

By using high-level language features such as variables, loops, conditional execution, function calls, etc. you can interact with your board in real time, not just "set and check" values.

The XJEase debugger features a variable watch window and breakpoints to help get your tests running as quickly as possible.

# Programming flash memory and JTAG devices

The flash memory files in the XJEase library include all of the functionality required to program the flash with an image.

To program many JTAG devices, such as CPLDs and FPGAs, XJDeveloper allows you to run STAPL / JAM or SVF files generated from the device manufacturer's tools.

The internal flash in some processors can also be programmed through the JTAG debug interface.


#### Test coverage analysis

As soon as you have a netlist and schematic, you can create an XJDeveloper project and check the level of test coverage; this is automatically calculated by combining coverage achieved through the connection test and the XJEase testing of non-JTAG devices.

You can download XJTAG's Design For Test (DFT) reference guide that covers many of the issues involved in realising the full potential of boundary scan testing.

# Integrated XJRunner, Analyser, Schematic & Layout Viewers

Your tests can be debugged using the integrated XJRunner interface before being sent to the factory. The built-in Layout and Schematic Viewers allow you to quickly find any component or net in your circuit when developing your tests or trying to pinpoint a fault.



See the XJRunner, XJAnalyser, Layout and Schematic Viewer datasheets for more details.

### Integration

XJDeveloper tests can be integrated into NI LabVIEW™ using the installed VIs. Bespoke test executives can also be developed in Visual Basic®, C#®, etc using the .NET interface.

#### Test development

If all your engineers are busy XJTAG also offers a consultancy service to create XJDeveloper test systems or bespoke device files to your exact requirements.

#### **Features**

- Built-in adaptive connection test
- Automatic logic support
- Library of standard parts
- Reuse any tests that you write
- Device programming
   e.g. CPLDs, FPGAs, flash, processors
- Test coverage analysis before you go to PCB layout
- Integrated Layout & Schematic Viewers
- Advanced testing
  e.g. Ethernet loopback
- Integration with standard test executives or custom applications
- More than 60 netlist formats supported, including ODB++, RINF, Protel, PADS-PCB and ALLEGRO
- Ability to test boards with no netlist
   just use BSDL files
- Tests 1149.1 and 1149.6 devices



### No netlist – no problem

Even if you don't have the netlist for the board you want to test, you can still use XJDeveloper. The no-netlist testing feature allows you to build an XJDeveloper test system directly from just the BSDL files. The system can automatically learn the connections between the JTAG enabled devices and you can manually add non-JTAG devices, such as RAM and flash, to increase your test coverage.

Distributor / Technology Partner

XJTAG-XDEV-DN-06 www.xjtag.com